
MAX5893
For stable operation with the internal reference, REFIO
should be decoupled to GND with a 1F capacitor.
REFIO must be buffered with an external amplifier, if
heavy loading is required, due to its 10k
output resis-
tance.
Alternatively, apply a temperature-stable external refer-
ence to REFIO (Figure 18). The internal reference is over-
driven by the external reference. For improved accuracy
and drift performance, choose a fixed output voltage ref-
erence such as the MAX6520 bandgap reference.
The MAX5893’s reference circuit (Figure 19) employs a
control amplifier, designed to regulate the full-scale
current IOUT for the differential current outputs of the
DAC. The output current can be calculated as:
IOUTFS = 32 x IREFIO - 1LSB
IOUTFS = 32 x IREFIO - (IOUT/212)
where IREFIO is the reference output current (IREFIO =
VREFIO/RSET) and IOUT is the full-scale output current
of the DAC. Located between FSADJ and DACREF,
RSET is the reference resistor, which determines the
amplifier’s output current for the DAC. Use Table 5 for a
matrix of different IOUTFS and RSET selections.
12-Bit, 500Msps Interpolating and Modulating
Dual DAC with CMOS Inputs
28
______________________________________________________________________________________
Figure 18. Typical External Reference Circuit
1.2V
REFERENCE
CURRENT-
SOURCE
ARRAY DAC
REFIO
EXTERNAL
1.25V
REFERENCE
RSET
FSADJ
IREF
10k
DACREF
1
F
MAX5893
1.2V
REFERENCE
CURRENT-
SOURCE
ARRAY DAC
REFIO
FSADJ
IREF
10k
DACREF
1
F
MAX5893
RSET
FULL-SCALE
CURRENT
REFERENCE
CURRENT
RSET (
)
OUTPUT VOLTAGE
IOUTFS (mA)
IREF (A)
CALCULATED
1% EIA STD
VIOUTP/N* (mVP-P)
2
62.50
19.2k
19.1k
100
5
156.26
7.68k
7.5k
250
10
312.50
3.84k
3.83k
500
15
468.75
2.56k
2.55k
750
20
625.00
1.92k
1.91k
1000
Figure 19. MAX5893 Internal Reference Architecture
Table 5. IOUTFS and RSET Selection Matrix Based on a Typical 1.20V Reference Voltage
*
Terminated into a 50
load.